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Abstract 
The crystallization behavior of polycrystalline silicon (Si) and germanium-silicon alloys (GexSil-x) from Sill4 and GeH4, where x is in 
the range of 0-0.32, has been investigated for thin film transistor (TFT) applications. Furnace anneals as well as rapid thermal anneal (RTA) 
and combinations of these two techniques have been used to crystallize amorphously deposited thin ( _< 100 nm) films. The effects of time 
and temperature for the furnace anneals and time, temperature and pulse rate for the RTA have been investigated. Smooth Si and Ge~Sii_x 
layers with a surface roughness <0.6 nm have been obtained using an initial Si layer for the Ge;~Si, _x material, since GexSi~_x shows a 
nucleation problem on oxide surfaces which influences the resulting surface roughness and grain size. For TFT applications the optimaI film 
properties cannot be obtained with a single crystallization anneal. Conventional furnace crystallization results in smooth layers with Si furnace 
crystallized films exhibiting small grains with many intra-grain defects. An average grain size of approximately 300 nm for Ge0.~Sio.75 and 
slightly larger grains for Geo.3aSio.6a with less defects is obtained at lower temperature. RTA results for Si and Ge~Si~ -x in fine grained material 
with lower defect density. © 1997 Elsevier Science S.A. 
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1. Introduction 
For the integration of thin film electronics and sensors and 
for large area applications on glass substrates it is essential 
that the process temperatures are well below the critical 
temperatures for the glass substrates (warpage) and/or the 
sensors (stability). Until now, large area electronics for 
applications in active matrix liquid crystal displays 
(AMLCDs) were made in amorphous silicon (a-Si), which 
has sufficient electrical capacity for the next two generations 
of AMLCDs [ 1 ]. However, the driver circuits cannot be 
made in a-Si because of a lack of drive current. It has been 
suggested to use polycrystalline silicon (poly-Si) for driver 
circuits [2]. The drawback of poly-Si is that high process 
temperatures are needed, typically above 600 °C, and a rela- 
tively large leakage current exists [3]. Laser crystallization 
is now most commonly used for poly-Si TFTs eliminating 
the high temperatures but uniformity is an important issue 
here. Recently, polycrystalline germanium-silicon alloys 
(poly-Ge~Sil_x) have been under investigation [4-7] 
because these materials can be obtained in a polycrystalline 
form at temperatures a low as 400 °C. G%Sil _x alloys have 
been found to grow faster, crystallize at lower temperature 
with larger grain size, nucleate with difficulty on SiO2 sur- 
faces [ 8,9] and can be electrically activated with lower acti- 
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vation anneals compared to Si. In general, and for thin film 
transistor (TFT) applications in particular, this comprises a
challenge: the deposition of the poly-G%Sii -x layer on gate 
oxides or glass substrates i difficult because the nucleation 
of the Ge~Sil_~ film is poor, resulting in rough interfaces, 
while smooth layers are required for reliable operation of 
TFTs. 
In this study the crystallization of amorphously deposited 
thin ( < 100 nm) films of Si and Ge~Sil-x is optimized for 
TFT applications using conventional furnace anneals and 
rapid thermal anneals (RTA). The aim is to obtain a smooth 
film with a large grain size and a low intra-grain defect 
density. 
2. Experimental 
Amorphous Si and GexSil -x films have been deposited on 
oxidized 3" wafers using a conventional low-pressure chem- 
ical vapor deposition (LPCVD) reactor. Variation of the ratio 
of the (VLSI grade 100%) Sill4 to GeH4 gas flows allows 
the Ge content o be varied between 0 and 32%. The depo- 
sition temperature is 550 °C for Si to obtain the smoothest Si
layer [ 10] and 485 °C for G%SiI -x. A smooth initial Si layer, 
effectively a few monolayers thick, is deposited at 485 °C to 
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Table 1 
Initial experimental set-up. Crystalline state measured with XRD after furnace anneal steps (unless otherwise tated) for Ge.~Si~ _  films without initial surface 
treatment 
Ge As 450 °C 450 °C 450 °C 500 °C 500 °C 500 °C 550 °C 550 °C 550 °C RTA RTA 
(%) deposited 3 h 16 h 66 h 1 h 3 h 16 h 1 h 3 h 16 h 700 °C 700 °C 
10 s 60 s 
0% A A A A A A 2p 2p 2p 2p A A 
25% A A A A 1p Ip 2p 2p 2p A A 
30% A A 2p 2p 2p 2p ap 
32% A A A A ap 2p Zp 2p Zp A 2p 
A, amorphous; 1P, crystallization started; 2p, fully crystalline. 
Table 2 
Second experimental set-up. Crystalline state measured with XRD after furnace anneal steps (unless otherwise stated) for Ge=Sil-x films with initial surface 
treatment 
Ge content As deposited 500 °C 500 °C 550 °C RTA pulse RTA continuous 
(%) 3 h 16 h 3 h 750 °C 700 °C 
0% A A 2p 2p 2p A 
25% A A A 2p 2p 2p 
32% A A ip 2p 2p 2p 
A, amorphous; xp, crystallization started; 2p, fully crystalline. 
improve the nucleation of Ge~Si~ -x. Furnace anneals at 450, 
500 and 550 °C for 1, 3, 16 and 66 h have been applied to 
crystallize the thin film. RTA is performed using a 35 kW arc 
lamp equipped Peak Systems RTP reactor. RTA crystalliza- 
tion recipes consist of a constant power supply at 700 °C for 
1 min or a base temperature of450 °C with 1-20 heat pulses 
at 750 °C of 1 s each. A summary of the experimental set-up 
is given in Table 1. The crystal orientation is obtained by X- 
ray diffraction (XRD) and the extent of crystallinity ismeas- 
ured by XRD and reflectometry. The surface roughness is 
compared using atomic force microscopy (AFM) and high- 
resolution scanning electron microscopy (HRSEM). Grain 
sizes are estimated using a crystal defect etch and HRSEM 
observation. The crystal defect etch is a modified Secco etch 
with the following composition: 200 ml 50% HF, 100 ml 
HaO and 3.3 g CrO3. Samples were dipped in the etch for less 
then a second to delineate the crystal grain boundaries and 
the intra-grain dislocations. Optical properties are obtained 
using reflectometry and ellipsometry. The sheet resistance is 
measured with a four-point probe. The Ge content is meas- 
ured by energy dispersive X-ray analyses (EDX) and verified 
by the XRD peak shift. 
3. Results and discussion 
In Fig. 1 the average deposition rate of amorphous and 
polycrystalline Si and GexSii _~ as a function of deposition 
temperature for a total pressure of 1.0 mbar is given. It can 
be seen that for GexSi~ _~ deposition comparable growth rates 
to Si can be obtained at lower temperatures while a higher 
Ge% results in higher growth rates. Also included is the 
deposition rate of 500 °C at 1.0 mbar total pressure deposited 
Si at 0.4 nm rain-1 showing that this process condition is 
impractical for production. Therefore Si is deposited at 
550 °C and 1.0 mbar total pressure. 
The GexSil -x films have been examined by XRD to verify 
the amorphous state, as shown in Tables 1 and 2. Since a 40% 
Ge film could not be deposited amorphously at 485 °C, even 
if a high pressure of 1.0 mbar is used, three variations have 
been investigated: 0, 25 and 32% Ge. In Fig. 2 the first signs 
of crystallization as obtained with XRD are plotted for (a) 
as-deposited Geo.32Sio.68, (b) 1 h 550 °C furnace crystallized 
Si, (c) 3 h 550 °C furnace crystallized Geo.25Sio.75 and (d) 
16 h 500 °C furnace crystallized Geo.32Sio 68. This shows that 
the highest Ge% can indeed be deposited amorphously. 
Lower Ge% are also amorphous for the same deposition 
conditions. 
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Fig. 1. The deposition rate of poly-Si (1111) and poly-GexSil_x. 0 : x=0.25, 
O: x=0.30, Ik: x= 0.32. 
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Fig. 2. First signs of crystallinity measured byXRD for (a) as-deposited Geo.32Sio.68, (b) Si after 1 h 550-- 360 °C, (c) Ge0.~Sio.75 after 3 h 550 °C, and (d) 
Geo.32Sio.~s after 16 h 500 °C. 
The GGSi~ -x seems to need a comparable tolonger crys- 
tallization time and temperature than Si. We believe this dif- 
ference is due to the initial Si layer deposited at 485 °C prior 
to the GexSil_x deposition, which is totally amorphous. Si 
deposited at 1.0 mbar and 550 °C exhibits crystals at the SiOz/ 
Si interface because it is deposited in the transition regime of 
amorphous and polycrystalline phase formation. These 
microcrystals can act as seeds which enhance the crystalli- 
zation process. Amorphous Si deposited at 500 °C and 1.0 
mbar total pressure shows no crystalline interface nuclei. 
The time to crystallization from the amorphous state to full 
crystallization is determined by the density of initial crystal- 
lization nuclei, the rate of formation of new crystallization 
nuclei and the solid phase epitaxial growth rate and is given 
by Olson and Roth [ 11 ]. In the case of a-Si deposition at 550 
°C a TEM investigation shows that at the Si-SiOa interface a 
large density of crystalline nuclei s found. These nuclei seem 
to be related to the initial growth rather then to the intrinsic 
nucleation. The crystallization at550 °C for i h results in full 
crystallization. The solid phase epitaxial growth rate of Si at 
550 °C is 360 nm h -1 [11]. The shorter time needed for 
crystallization therefore has to be attributed to the initial crys- 
talline nuclei. For a-GexSi~_~ a surface pre-treatment is 
always given for 5 min in Sill4 at 485 °C and 1.0 mbar. This 
kills the long incubation time found for GexSil _x deposition 
on an oxide surface [9] and results in a smooth a-Si on which 
the G%Si~ -x continues its growth. So, for GGSil -x deposi- 
tion no initial crystalline nuclei are present. The time to crys- 
tallization is now determined by the rate of crystalline nuclei 
formation and the solid phase pitaxial growth rate. A higher 
Ge content results in a higher solid phase epitaxy and there- 
fore decreases the time and/or temperature needed for 
crystallization. 
The grain size is also determined by the rate of crystalline 
nuclei formation and the solid phase epitaxy. In Fig. 3 the 
surface of Si (a-b-c),  Geo.25Sio.75 (d-e-f) and Geo.32Sio.68 
(g-h-i) is shown as viewed by SEM after the modified Secco 
etch. The top three pictures (a, d, g) are for as-deposited 
films, the center three (b, e, h) for films annealed at 550 °C 
for 3 h in a furnace and the bottom three (c, f, i) for RTA 
films. The as-deposited films show almost no contrast indi- 
cating an amorphous tate. The white spots found for 
Geo.asSio.75 cannot be explained yet, but it is apparent that he 
as-deposited Ge0.25Si0.75 film is also very smooth and amor- 
phous. Clearly, both the furnace and the rapid thermal anneals 
change the films since many grain boundaries and disloca- 
tions are visible. For Si no strong difference can be observed 
between the two kinds of anneal; the grain boundaries and 
dislocations are of comparable sizes and quantities. This is 
again due to the initial crystalline nuclei which determine the 
morphology, instead of random nucleation and solid-phase 
epitaxy of newly formed nuclei. For Geo.25Sio.75 large, flat 
grains can be seen for the furnace annealed sample with twin 
dislocations in the center of the grains. The dark areas consist 
of oxide because the Geo.zsSio.vs film is etched away at those 
spots. The RTA sample shows more and smaller grains with 
less twin dislocations and intra-grain defects. The higher tem- 
perature obtained by the rapid thermal heat pulses effectively 
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Fig. 3. SEM pictures ofthe etched surface of Si (a-b--c) Geo,asSio 75 (d-e-f) 
and Geo.32Sio.es (g-h-i) as deposited (a, d, g), after a furnace anneal of 3 h 
550 °C (b, e, h) and after an RTA (c, f, i). 
removes many crystal defects. The Ge0.32Sio.68 film shows 
comparable results to the Geo.25Sio.75 layer, although the 
grains show a slightly smaller size for both types of anneal. 
The crystallization temperature of 550 °C is believed to be 
too high for this Ge% for optimum film properties as men- 
tioned earlier. 
For TFT applications the interface roughness should pref- 
erably be as low as possible. The surface roughness of as- 
deposited and crystallized films has been investigated with 
AFM. The results are summarized in Fig. 4. The nucleation 
process of Ge~Sil_~ on the oxide surface results in rough 
films [4] due to the lower nucleation rate and higher growth 
rate. This is shown in the left part of Fig. 4. The initial Si 
layer yields a much improved surface roughness, even after 
crystallization as seen in the right part of Fig. 4. The surface 
roughness does not change significantly after the crystalli- 
zation anneals, most probably due to the presence of a thin 
native oxide during annealing. The RTA shows the smallest 
variation in surface roughness between the different Ge%, 
although the difference falls within the uncertainty of the 
AFM surface roughness measurements. 
A four-point probe is used to measure the sheet resistance 
RrT. The sheet resistance of films changes as the layers are 
crystallized. Due to the isolating properties of the intrinsic Si 
and G%Si~ -x the sheet resistance can, however, not be quan- 
tified. This method is not useful for evaluation of the crystal- 
lization process. 
4. Conclusions 
The crystallization of thin Si and Ge~Si~ _z films has been 
investigated for application in TFTs. A smooth surface with 
a largest grain size of 300 nm is obtained for Geo.asSio.75 and 
Geo.3zSio.68 by annealing for 3 h at 550 °C in a furnace. 
Applying an RTA with 1-20 750 °C pulses from a base 
temperature of 450 °C also results in a smooth surface but 
yields smaller grains. The defect density within the grains is 
lowered drastically with RTA. A combination of a furnace 
anneal with a subsequent RTA seems very promising and will 
be investigated in the future. Electrical characterization by
sheet resistance is not possible due to the isolating properties 
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Fig. 4. Surface roughness values obtained with AFM. Films without an initial Si layer show a high surface roughness (left part) while using the initial Si layer 
results in a very smooth surface roughness (right part). No effect of the crystallization anneal on the surface roughness occurs. 
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of intrinsic Si and GexSil_x. Application in TFTs is in 
progress. 
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